VSLI Design Implementation: Placement

(Thomas Dillinger) Prior to detailed placement of cells in block netlists (and the global cells at the top of the SoC hierarchy), a physical floorplan of the chip design is required.

Register to Read